

a channel region having the second conductive type and disposed on the drift region;

a gate region surrounding at least a part of the channel region via an insulation <sup>semiconductor</sup> film, the gate region having the first conductive type;

a source region having the second conductive type provided on the channel region, the source region is located substantially at a center of the channel region, and the source region is isolated from the insulation film; and

a source electrode connected to the source region,

wherein a depletion layer is formed over most of the entire channel region when a predetermined voltage is applied to the gate region.

4. (Twice Amended) The semiconductor device according to claim 1, further

comprising a semiconductor region having the first conductive type and provided between the channel region and the source electrode.

*Subt F 1* 12. (Four Times Amended) A semiconductor device comprising:

a substrate having a first conductive type;

a drift region having the first conductive type and disposed on the substrate;

a channel region having a second conductive type different from the first conductive type and provided on the drift region;

a gate region provided so as to surround at least the channel region via an insulation film; and

*figs. 10A, 10B* a source region having the first conductive type and provided on the channel region, the source region is located substantially at a center of the channel region, and the source region is isolated from the insulation film, wherein:

mixing 2 embodiments  
112 1st together.

p. 8  
figs. 9A, 9B

[ an impurity concentration of the channel region is equal to or less than an impurity concentration in the drift region, and a depletion layer forms over the entire channel region sandwiched between the gate region when a zero bias is applied to the gate region.]

04 112 1st Sub 1  
F 22. (Amended) The semiconductor device according to claim 12, wherein:  
the gate region has the first conductive type.

05 F 23. (Amended) The semiconductor device according to claim 22, further comprising a source electrode provided on the source region.

fig. 8 N2 G2  
06 26. (Amended) The semiconductor device according to claim 12, further comprising a semiconductor layer having the first conductive type located between the source region and the source electrode, the semiconductor layer including an end face extended to a position covering at least a portion of the gate region.

112 1st F 28. (Amended) The semiconductor device according to claim 26, further comprising an insulation layer located between the semiconductor layer and the source electrode and having an opening portion for the semiconductor layer and the source electrode 112 2nd to contact, wherein a width of the opening portion is wider than [a distance of the gate region].

07 29. (Amended) The semiconductor device according to claim 27, further comprising an insulation layer located between the semiconductor layer and the source electrode, and having an opening portion for the semiconductor layer and the source electrode 112 2nd to contact, wherein a width of the opening portion is wider than [a space of the gate region].

08 30. (Amended) A semiconductor device comprising:  
112 1st F [ a substrate having a first conductive type;  
a drift region having the first conductive type and disposed on the substrate;  
112 2nd a channel region having a first conductive type and provided on the drift region;